FIG. 1 -122 _102n Node n 144 **Bus Interface** Secondary Recovery Circuit Storage Memory PH≺ Link ~124 Data Processing Computer PHY Link **Bus Interface** Recovery Circuit 146 CPU 138 106 120 , 108 - 102b Node 2 **Bus Interface** Secondary Storage Recovery Circuit -134 Memory Link PHY -124Data Processing Computer **Bus Interface** P∺ Link Recovery Circuit 146 CPU 127 118 ~102a Node 1 144 **Bus Interface** -132 Secondary Memory Recovery Circuit Storage 142 PHY Link ~124 140 [Data Processing Computer **Bus Interface** PHY Link Recovery Circuit 146 CPU 114 9





FIG. 2

FIG. 3






FIG. 6




FIG. 7




FIG. 8





FIG. 9






FIG. 10

